ASE’s VIPack™ Enables Innovational AI Devices Through Advanced Interconnect Technology for Chiplets
As the chiplet design approach accelerates, ASE’s advanced interconnect technology allows designers to consider innovative, high density chiplet integration options where there might normally be chip IO density limitations for true 3D layered IP block considerations. ASE’s microbump technology allows for a reduction in pitch from 40um down to 20um using a new metallurgical stack. While advances in microbump have extended the existing capabilities of silicon-to-silicon interconnect, this technology has helped to facilitate other development activities that allow even further pitch reductions.
When considering chiplets or IP block disaggregation of an SoC, there may be a high number of connections to interface with other areas of the design. This drives a higher number of connections that may be space limited due to the small size of the IP block. Fine pitch interconnect capabilities enable a 3D integration capability as well as a higher density for high IO memory considerations.
With the global AI market expected to grow exponentially throughout this decade, ASE is delivering advanced interconnect innovations that meet complex chip design and system architecture requirements to lower overall manufacturing costs and enable faster time to market. The extended chip level interconnect technology opens up more applications for chiplet consideration, targeting not just high-end applications such as AI, but also other key products such as mobile AP, microcontrollers, and more.
“Silicon-to-Silicon interconnect has moved from solder bump to microbump, and as we move into the AI era, there’s growing need for further interconnect technology advancements that deliver enhanced reliability and optimized performance across a broad spectrum of nodes – and this is where ASE has stepped up,” commented
“Our customers require transformative technologies that enable their product roadmaps, and advanced interconnect technologies such as micro bump, in combination with the VIPack structures, help to address performance, power, and latency challenges,” added
“We are pleased that ASE’s VIPack™ momentum continues through creative interconnect innovations that overcome limitations and align with dynamic application requirements,” added
ASE’s VIPack™ is a scalable platform that is expanding in alignment with industry roadmaps, supported by its Integrated Design Ecosystem™ (IDE), a collaborative design toolset optimized to systematically boost advanced package architecture.
Supporting resources
- Follow us on our LinkedIn page for targeted updates and announcements @aseglobal
- Follow us on Twitter @aseglobal
About
View source version on businesswire.com: https://www.businesswire.com/news/home/20240320843248/en/
Media:
Source: